Kestrel: A Programmable Array for Sequence Analysis
نویسندگان
چکیده
Kestrel is a programmable linear systolic array processor designed for sequence analysis. Among other features, Kestrel includes an 8-bit word, a single-cycle add-and-minimize instruction, and e cient communication using Systolic Shared Registers. This paper describes Kestrel's functional units in detail, and examines each of their e ects on system performance. With prototypes currently in the works, we expect to complete a full Kestrel array, with between 512 and 1024 processing
منابع مشابه
Kestrel: A Programmable Array for Sequence Analysis - Application Specific Systems, Architectures and Processors, 1996. ASAP '96., Proceedings of Intern
Kestrel is a programmable linear systolic array processor designed fo r sequence analysis. Among other features, Kestrel includes an 8-bit word, a single-cycle add-and-minimize instruction, and eficient communication using Systolic Shared Registers. This paper describes Kestrel’s functional units i n detail, and examines each of their effects on system performance. With prototypes currently i n...
متن کاملKestrel : A Programmable Array for Sequence
Kestrel is a programmable linear systolic array processor designed for sequence analysis. Among other features, Kestrel includes an 8-bit word, a single-cycle add-and-minimize instruction, and eecient communication using Systolic Shared Registers. This paper describes Kestrel's functional units in detail, and examines each of their eeects on system performance. With prototypes currently in the ...
متن کاملFinding the Next Computational Model: Experience with the UCSC Kestrel
Architects and industry have been searching for the next durable computational model, the next step beyond the standard CPU. Graphics co-processors, though ubiquitous and powerful, can only be effectively used on a limited range of stream-based applications. The UCSC Kestrel parallel processor is part of a continuum of parallel processing architectures, stretching from the application-specific ...
متن کاملKestrel: Design of an 8-bit SIMD Parallel Processor
Kestrel is a high-performance programmable parallel co-processor. Its design is the result of examination and reexamination of algorithmic, architectural, packaging, and silicon design issues, and the interrelations between them. The nal system features a linear array of 8-bit processing elements, each with local memory, an arithmetic logic unit (ALU), a multiplier, and other functional units. ...
متن کاملImplementation of Face Recognition Algorithm on Fields Programmable Gate Array Card
The evolution of today's application technologies requires a certain level of robustness, reliability and ease of integration. We choose the Fields Programmable Gate Array (FPGA) hardware description language to implement the facial recognition algorithm based on "Eigen faces" using Principal Component Analysis. In this paper, we first present an overview of the PCA used for facial recognition,...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- VLSI Signal Processing
دوره 19 شماره
صفحات -
تاریخ انتشار 1996